

# MS-7112

\* **AMD K8 Socket754**

\* **SIS 760GX + 964**

\* **REALTEK RTL8201CL LAN**

\* **Winbond 83687THF I/O**

\* **USB 2.0 support x8**


\* **ALC 655 AC97 CODEC**

ERP BOM	Function Description	

Cover Sheet	1
Block Diagram	2
MAIN CLOCK GEN	3
AMD K8 Socket754	4 - 6
DDR SLOT 1, 2	7
DDR TERMINATOR	8 - 9
SIS 760GX	10 - 13
SIS 964	14 - 17
AGP SLOT	18
PCI SLOT 1, 2 & CNR	19
LAN RTL8201CL	20
PS2 & VGA Connectors	21
IDE CONNECTORS	22
USB CONNECTORS	23
AC'97 CODEC	24
LPC SI/O W83687THF	25
PARALLEL & SERIAL Ports	26
Regulators & Fan Connectors	27
ACPI CONTROLLER	28
VRM N2101	29
ATX POWER CON & FRONT PANEL	30
Decoupling Capacitor	31

<b>Micro-Star</b>	Title	<b>MS-7112</b>	Rev	<b>0A</b>
	Document Number	Cover Sheet		
	Last Revision Date: Monday, August 23, 2004	Sheet	1	of 31

## System Block Diagram



## GPIO Table on SIS964


GPIO_0	I/O	MAIN	NC
GPIO_1	I/O	MAIN	CPU fan initial speed control reserved
GPIO_2	I/O	MAIN	THERM#
GPIO_3	I/O	MAIN	GPIO3, pull-down reserved
GPIO_4	I/O	MAIN	GPIO4, pull-down reserved
GPIO_5	I/O	MAIN	NC
GPIO_6	I/O	MAIN	NC
GPIO_7	I/O	RESUME	NC
GPIO_8	I/O	RESUME	RING
GPIO_9	I/O	RESUME	NC
GPIO_10	I/O	RESUME	NC
GPIO_11	I/O	RESUME	NC
GPIO_12	I/O	RESUME	NC
GPIO_13	I/O	RESUME	NC
GPIO_14	I/O	RESUME	S3AUXSW#
GPIO_15	I/O	RESUME	KBDAT
GPIO_16	O	RESUME	KBCLK
GPIO_17	O	RESUME	MSDAT
GPIO_18	O	RESUME	MSCLK
GPIO_19	OD	MAIN	SMBCLK
GPIO_20	OD	MAIN	SMBDAT
GPIO_21	I	RESUME	EESK
GPIO_22	I	RESUME	EEDI
GPIO_23	I	RESUME	DDEO
GPIO_24	I	RESUME	EESCS

## PCI Config.

DEVICE	MCP1 INT Pin	REQ#/GNT#	IDSEL	CLOCK
PCI Slot 1	PIRQ#B PIRQ#C PIRQ#D PIRQ#A	PCI_REQ#0 PCI_GNT#0	AD17	PCICLK1
PCI Slot 2	PIRQ#C PIRQ#D PIRQ#A PIRQ#B	PCI_REQ#1 PCI_GNT#1	AD18	PCICLK2


## PCI RESET DEVICE

Signals	Target
PCIRST#1	Northbridge,S/IO
PCIRST#2	PCI1~2
PCIRST_964	AGP
HDDRST#	Primary, Scondary IDE






CLK Table for SiS760 ( Different clock generator with different frequency defin table)

SiS 760 CLOCK											SiS 760 CLOCK										
Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	VCO	CPU	SRC	ZCLK	AGPCLK	PCI	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	VCO	CPU	SRC	ZCLK	AGPCLK	PCI
(FS3)	(FS2)	(FS1)	(FS0)	(FS0)	(MHz)	(MHz)	(MHz)	(MHz)	(MHz)	(MHz)	(FS3)	(FS2)	(FS1)	(FS0)	(FS0)	(MHz)	(MHz)	(MHz)	(MHz)	(MHz)	(MHz)
0	0	0	0	0	800.00	100.00	100.00	133.33	66.67	33.33	1	0	0	0	0	824.00	103.00	103.00	137.33	68.67	34.33
0	0	0	0	1	807.92	100.99	100.99	134.65	67.33	33.66	1	0	0	0	1	840.00	105.00	105.00	140.00	70.00	35.00
0	0	0	1	0	800.00	200.00	100.00	133.33	66.67	33.33	1	0	0	1	0	824.00	206.00	103.00	137.33	68.67	34.33
0	0	0	1	1	807.92	201.98	100.99	134.65	67.33	33.66	1	0	0	1	1	840.00	210.00	105.00	140.00	70.00	35.00
0	0	1	0	0	799.98	133.33	100.00	133.33	66.67	33.33	1	0	1	0	0	823.98	137.33	103.00	137.33	68.66	34.33
0	0	1	0	1	803.94	133.99	100.49	133.99	67.00	33.50	1	0	1	0	1	839.98	140.00	105.00	140.00	70.00	35.00
0	0	1	1	0	699.99	233.33	100.00	140.00	70.00	35.00	1	0	1	1	0	720.99	240.33	103.00	144.20	72.10	36.05
0	0	1	1	1	707.22	235.74	101.03	141.44	70.72	35.36	1	0	1	1	1	734.99	245.00	105.00	147.00	73.50	36.75
0	1	0	0	0	799.98	160.00	100.00	133.33	66.67	33.33	1	1	0	0	0	823.98	164.80	103.00	137.33	68.66	34.33
0	1	0	0	1	833.30	166.66	104.16	134.11	69.44	34.72	1	1	0	0	1	839.98	168.00	105.00	140.00	70.00	35.00
0	1	0	1	0	799.98	266.66	100.00	133.33	66.67	33.33	1	1	0	1	0	823.98	274.66	103.00	137.33	68.66	34.33
0	1	0	1	1	807.90	269.30	100.99	134.65	67.33	33.66	1	1	0	1	1	839.98	279.99	105.00	140.00	70.00	35.00
0	1	1	0	0	800	200	100.00	133.33	66.67	33.33	1	1	1	0	0	824.00	206.00	103.00	137.33	68.67	34.33
0	1	1	0	1	807.92	201.98	100.99	134.65	67.33	33.66	1	1	1	0	1	840.00	210.00	105.00	140.00	70.00	35.00
0	1	1	1	0	999.96	166.66	100.00	125.00	66.66	33.33	1	1	1	1	0	1029.96	171.66	103.00	128.74	68.66	34.33
0	1	1	1	1	999.96	166.66	100.00	142.85	66.66	33.33	1	1	1	1	1	1049.96	174.99	105.00	131.24	70.00	35.00




<b>Micro-Star</b>	Title		<b>MS-7112</b>		Rev	<b>0A</b>
	Document Number					<b>MAIN CLOCK GEN</b>
Last Revision Date: Monday, August 23, 2004			Sheet	3	of	31

```
Place near CPU in 1" ,
Routed => 5:10/Trace:Space ,
Same Length
```







WIDTH 200MILS, AS CLOSE AS POSSIBLE TO THE  
PROCESSOR AND THEN AS 20MILS TRACES IN THE  
PIN FILED

VLDTO\_B PINS SHOULD BE CONNECTED TO A  
SIGNAL 4.7UF CAPACITOR ROUTED WITH A 100  
MILS WIDE TRACE

		<b>&lt;OrgName&gt;</b>	
Title			
K8 DDR & HT			
Size	Document Number		Rev 0A
MS-712			
Date:	Monday, August 23, 2004	Sheet	4 of 31


Place a cut in the GND plane around the VCCA\_PLL regulator circuit.






## EMI


LAYOUT: Place 1 capacitor every 1-1.5" along VDD\_CORE perimeter.




LAYOUT: Place 6 EMI caps along bottom right side of Clawhammer, 2 in middle of HT link, and 12 along bottom left side of Clawhammer.



LAYOUT: Locate close to Clawhammer socket.




LAYOUT: Place one 1210 10uF capacitor on each end of the VTT island.





## CPU

Place on inside of CPU Cavity ( 5 \* 0.22uF/0603 X7R high-freq decoupling Cap. )




LAYOUT: Place 1000pF capacitors between VRM & CPU

RECOMMEND 4 PLACED IN TOP SOCKET CAVITY AND 2 ON THE BOTTOM DIRECTLY UNDER SOCKET CAVITY







LAYOUT: Place beside processor.



<OrgName>



Title		K8 POWER	
Size		Document Number	
Date:		Monday, August 23, 2004	
Sheet		6 of 31	
Rev		0A	

## SYSTEM MEMORY

































## DDR Terminations







DDR Terminations




LAYOUT: Add 100pF and 1000pF on VTT fill near Clawhammer and near DIMMs (both sides).








		Enable	Disable
RSYNC	VGA	1	0
LSYNC	panel link	1	0
CSYNC	VB	1	0

The differences between the traces of MuTIOL Strokes and Data in each group should be smaller than 0.05", and strokes need guide GND trace



The differences between the traces of MuTIOL Strokes and Data should be smaller than 0.05"










Ref SiS AP103 Page 78  
If only support SiS 760 , VDDQ = IVDD = 1.5V

OVDDM connect to VCC3 when use  
SiS760 without Local Frame Buffer.



# 760-4 Power

# 760-5 Power


LAYOUT: Place HT bypass caps on  
topside newr connected lokar HT link.




		<OrgName>	
Title SiS 760-4 Power			
Size	Document Number MS-7112		Rev 0A
Date: Monday, August 23, 2004		Sheet 13	of 31




Micro-Star	Title	MS-7112	Rev	0A
	Document Number	SIS964-1		
Last Revision Date:		Monday, August 23, 2004	Sheet 14 of 31	




CPU\_S



APIC




LPC




RTC


964/964L




GPIO




AC97




ACPI  
/others




KBC  
/geyserville






Put closed to SiS964






MII



SiS964 V:A2



Trace Width 10mils.



BATTERY BLOCK


Chassis  
Intrusion Header





AUX\_OK BLOCK

Micro-Star	Title	MS-7112	Rev	0A
	Document Number	SIS964-2		
Last Revision Date:		Monday, August 23, 2004		
		Sheet	15	of 31










<b>Micro-Star</b>	Title	<b>MS-7112</b>	Rev	<b>0A</b>
Document Number		<b>SIS964-4</b>		
Last Revision Date: Monday, August 23, 2004		Sheet	17	of 31



GAD[0..31] << GAD[0..31] 10  
GC/BE#[0..3] << GC/BE#[0..3] 10  
SBA[0..7] << SBA[0..7] 10  
AGPST[0..2] << AGPST[0..2] 10



CLOSED TO AGP SLOT




Closed to AGP slot




Closed to AGP slot  
solderside

<b>Micro-Star</b>	Title <b>MS-7112</b>	Rev <b>0A</b>
Document Number <b>AGP Slot &amp; Pull up/dn resistor</b>		
Last Revision Date: <b>Monday, August 23, 2004</b>		Sheet <b>18</b> of <b>31</b>





<b>Micro-Star</b>	Title <b>MS-7112</b>	Rev <b>0A</b>
Document Number <b>PCI 1,2 &amp; CNR</b>		
Last Revision Date: <b>Monday, August 23, 2004</b>		Sheet <b>19</b> of <b>31</b>


## MIITXCLK , MIIRXCLK 14 / 7 / 14




```
| R408 is reserved for  
| ensuring 8201CL/CP  
| latch to normal  
| operation mode.
```





## KEYBOARD/MOUSE PORTS



## VGA CONNECTOR






<b>Micro-Star</b>	Title	<b>MS-7112</b>	Rev	<b>0A</b>
Document Number		PS/2 & VGA Conn.		
Last Revision Date: Monday, August 23, 2004		Sheet	21	of 31







## USB port 6,7







## USB port 4,5



## USB port 2,3



## USB port 0,1



<b>Micro-Star</b>	Title	<b>MS-7112</b>	Rev	<b>0A</b>
Document Number		USB CONNECTOR		
Last Revision Date: Monday, August 23, 2004		Sheet	23	of 31

The top diagram shows the connection of the ADXL345's LINE\_R and LINE\_L signals to the AUDIO1B PHONE\_JACK. The LINE\_R signal is connected to pin 10, and the LINE\_L signal is connected to pin 12. Both signals are also connected to ground through capacitors C198 and C199, respectively. The AUDIO1B PHONE\_JACK is connected to the Arduino Uno's audio jacks.


The middle diagram shows the connection of the ADXL345's LINE\_NEXT\_R and LINE\_NEXT\_L signals to the AUDIO1A PHONE\_JACK. The LINE\_NEXT\_R signal is connected to pin 6, and the LINE\_NEXT\_L signal is connected to pin 8. Both signals are also connected to ground through capacitors C197 and C194, respectively. The AUDIO1A PHONE\_JACK is connected to the Arduino Uno's audio jacks.

The bottom diagram shows the connection of the ADXL345's MIC1 and MIC2 signals to the AUDIO1C PHONE\_JACK. The MIC1 signal is connected to pin 1, and the MIC2 signal is connected to pin 3. Both signals are also connected to ground through capacitors C196 and C195, respectively. The VREF\_OUT signal is connected to pin 2, and the 5V supply is connected to pin 4. The AUDIO1C PHONE\_JACK is connected to the Arduino Uno's audio jacks.






[illegible]

<b>Micro-Star</b>	Title	<b>MS-7112</b>	Rev	<b>0A</b>
Document Number		AC'97 CODEC		
Last Revision Date: Monday, August 23, 2004		Sheet	24	of 31

## Flash Rom






RTSA#	L: CFAD=2E	H: CFAD=4E
IRTX	L: 24MHZ	H: 48MHZ
SOUTA	L: ISA ROM	H: NO ISA ROM
DTRA#	L: PNP Default	H: PNP No Default




C99 near U10 pin 32


## Hardware Monitor





## W83687THF



# Parallel Port




# Serial Port




Micro-Star	Title	MS-7112	Rev 0A
	Document Number	Parallel/Serial Port	
Last Revision Date:		Monday, August 23, 2004	Sheet 26 of 31



### 1.8V POWER TRANSLATOR



## 2.5V VGA POWER TRANSLATOR



### 1.8V POWER TRANSLATOR



<b>Micro-Star</b>	Title	<b>MS-7112</b>	Rev	<b>0A</b>
Document Number		Regulators & Fans		
Last Revision Date: Monday, August 23, 2004		Sheet	27	of 31

## Pin 47 Difinition

### MS6 VERSION: RAC

#### 3VSB MODE SELECT

3VSB MODE PIN 47

SINGLE MOSFET PULL HIGH

DUAL MOSFET PULL LOW

### MS6 VERSION: RBD

#### VAGP SEQUENCE MODE SELECT

VAGP SEQUENCE MODE PIN 47

VAGP ON BEFORE PWR\_OK L TO H PULL LOW

VAGP ON AFTER PWR\_OK L TO H PULL HIGH

## VDIMM LINEAR OR PWM SELECT

VDIMM MODE EXTRAM

LINEAR REGULATOR PULL LOW

PWM REGULATOR PULL HIGH

20040319 ADV : jason suggestion :  
Pin 9 (SLOT\_RST#) add serial  
resistor (10 Ohm) and decouple  
cap (20P)

FRONT PANEL RESET BUTTON  
PCIRST# INPUT  
PCIRST# BUFFER OUTPUT

PCI SOLT PCIRST# BUFFER OUTPUT

## VDDA\_25

VDDA\_25 To CPU Copper trace width > 50mils

20040319 ADV : jason suggestion :  
Pin 16 (SS) use 0.22uF X7R.


## THE TWO BLOCK CHOICE ONE

### SUPPORT SYSTEM POWER CONTROL

To CPU Copper trace width > 250mils , Fill  
island behind DIMM > 400mils

## DDR TERMINATION

### DDR\_VTT 1.25V



DDR AND DDR II VOLT SELECT  
DDRTYPE VDIMM  
PULL LOW 2.5V  
PULL HIGH 1.8V

RAC: R26=1K Ohm, R25=2.2K Ohm  
RBF: R26=100 Ohm, R25=100 Ohm

## Linear Mode

THESE OUTPUT AND INPUT PIN  
MUST BE PULL HIGH

CPU GD 5  
MS7\_POK 12,15  
I2C BUS 3,7,15,19  
SMBCLK 3,7,15,19  
SMBDAT 15,20  
RSMRST# 30  
SLP\_S3# 30  
SLP\_S5# 30  
PWR\_OK 30

## CHARGE PUMP VOLTAGE OUTPUT

5VSB DRV 1u-0805  
5V DRV

THRMTRIP# 5,15  
CONNECT TO CPU

## WATCHING DOG TIMER SELECT

WD\_DET TIMER  
PULL LOW OFF  
PULL HIGH ON

## THE TWO MODE ONLY ONE MODE PRESENT

### DUAL MODE

THIS MODE SELECT BY  
PIN 47 PULL LOW

3VSB REGULATE BY 5VSB AND VCC3

THE VDIMM\_HSEN IN LINEAR MODE

DDRTYPE VDIMM\_HSEN  
DDR 2.0V  
DDR II 1.7V

## 3VDUAL

Q10,Q11:I<sub>max</sub>=7A(P45N02LD)  
Please refer P5 list 2  
"MOS select method"

THIS POINT VOLT CAN'T SETTING  
BELOW 2.9V

	S0	S3	S5
S3AUXSW#	1	0	1
PSON#	0	1	1
SLP_S5#	1	1	0
SLP_S3#	1	0	0

CPU PWR\_GD OUTPUT  
CHIP PWR\_GD OUTPUT  
I2C BUS  
SMBCLK  
SMBDAT  
RSMRST#  
CONNECT TO SOUTH BRIDGE RSMRST# SIGNAL  
SOUTH BRIDGE POWER CONTROL (SLP\_S4# OR SUSB#) SIGNAL  
SOUTH BRIDGE POWER CONTROL (SLP\_S3# OR SUSC#) SIGNAL  
ATX POWER OK INPUT


## 5V\_DUAL

## VDDQ 3396mW

## VDD\_12\_A






Routed as pour to CPU width > 250mils

<OrgName>			
Title ACPI Power MS-6			
Size	Document Number	Rev OA	
MS-7112			
Date:	Monday, August 23, 2004	Sheet	28 of 31





<OrgName>		
Title		
VRM N2101		
Size	Document Number	Rev
	MS-7112	0A
Date:	Monday, August 23, 2004	Sheet 29 of 31







Micro-Star	Title	MS-7112	Rev	0A
	Document Number	FRONT PANEL & ATX Conn.		
Last Revision Date: Monday, August 23, 2004		Sheet 30 of 31		


## PCB OTHER COMPONENT




## MS7103PCB



## System Decoupling Capacitors



## High Freq. return current decoupling



Micro-Star	Title	MS-7112	Rev	0A
Document Number	DECOUPLING CAPACIROT			
Last Revision Date:	Monday, August 23, 2004			Sheet 31 of 31